Dbe: a Tool for Trace Driven Memory Simulation

نویسنده

  • Vesa Hirvisalo
چکیده

DBE is an experimental tool designed for trace driven simulation of processor caches and disk buuers. Trace driven simulation is exible and requires no special hardware, but generating traces can be too slow and the resulting traces too large to handle. To overcome this problem, DBE uses a compile-time trace compaction, which can yield smaller traces and faster run times.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

CMP$im: A Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on CMPs CMP$im: A Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on CMPs

Chip multiprocessors are the next attractive point in the design space of future high performance processors. There is a growing need for simulation methodologies to determine the memory system requirements of emerging workloads in a reasonable amount of time. To explore the design space of a CMP memory hierarchy, this paper presents the use of binary instrumentation as an alternative to execut...

متن کامل

Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): A Case Study with SPECint 2000

Trace-driven simulation is a commonly used tool to evaluate memory-hierarchy designs. Unfortunately, trace collection is very expensive, and storage requirements for traces are very large. In this paper, we introduce HACS (Hardware Accelerated Cache Simulator), and describe the validation methods we used to demonstrate functionality. We also present some initial cache simulation results from SP...

متن کامل

Edinet: An Execution Driven Interconnection Network Simulator for DSM Systems

Evaluation studies on interconnection networks for distributed memory multiprocessors usually assume synthetic or trace-driven workloads. However, when the final design choices must be done a more precise evaluation study should be performed. In this paper, we describe a new execution-driven simulation tool to evaluate interconnection networks for distributed memory multiprocessors using real a...

متن کامل

SPAM: A Multiprocessor Execution-Driven Simulation Kernel

Trace driven simulation is a well known technique for performance evaluation of single processor computers. However, trace driven simulation introduces distortions when used to simulate multiprocessor architec-tures. Execution driven simulation is the only technique that gives accurate simulation results for multiprocessor architectures though it is diicult to implement. This paper presents SPA...

متن کامل

FastSlim: Prefetch-Safe Trace Reduction for I/O Cache Simulation

Simulation is an indispensable tool for evaluating I/O systems, complementing benchmarking and analytical modeling. This paper presents a new algorithm, called FastSlim, to reduce the size of I/O traces. FastSlim improves performance of trace-driven simulation of I/O caching systems without compromising simulation accuracy. FastSlim is more general than existing trace reduction schemes in two w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997